NXP Semiconductors /LPC408x_7x /MCPWM /INTEN_CLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTEN_CLR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ILIM0_CLR)ILIM0_CLR 0 (IMAT0_CLR)IMAT0_CLR 0 (ICAP0_CLR)ICAP0_CLR 0 (RESERVED)RESERVED 0 (ILIM1_CLR)ILIM1_CLR 0 (IMAT1_CLR)IMAT1_CLR 0 (ICAP1_CLR)ICAP1_CLR 0 (RESERVED)RESERVED 0 (ILIM2_CLR)ILIM2_CLR 0 (IMAT2_CLR)IMAT2_CLR 0 (ICAP2_CLR)ICAP2_CLR 0 (RESERVED)RESERVED 0 (ABORT_CLR)ABORT_CLR 0 (RESERVED)RESERVED

Description

Interrupt Enable clear address

Fields

ILIM0_CLR

Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt.

IMAT0_CLR

Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt.

ICAP0_CLR

Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt.

RESERVED

Reserved.

ILIM1_CLR

Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt.

IMAT1_CLR

Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt.

ICAP1_CLR

Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt.

RESERVED

Reserved.

ILIM2_CLR

Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt.

IMAT2_CLR

Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt.

ICAP2_CLR

Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt.

RESERVED

Reserved.

ABORT_CLR

Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt.

RESERVED

Reserved.

Links

()